# Deep Learning-Based Data Processing in Large-Sized Telescopes of the Cherenkov Telescope Array Observatory: FPGA Implementation and Comparison with GPUs

Carlos Abellán Beteta<sup>1</sup>, Iaroslava Bezshyiko<sup>1</sup>, Nicola Serra<sup>1</sup>

for LST Collaboration

1. University of Zurich








# Cherenkov Telescope Array Observatory (CTAO) CTAO


- 5 –10 times better sensitivity w.r.t. current generation
- 4 orders of magnitude of energy coverage: 20 GeV to 300 TeV
- Improved angular and energy resolution
- Two arrays (North/South)








# Imaging atmospheric Cherenkov telescope












Universität Zürich<sup>uz</sup>

The Large-Sized Telescope



At the Observatorio Roque del los Muchachos two types of telescopes:

- 4 Large-Sized Telescops (LSTs)
- 9 Medium-Sized Telescopes (MSTs)



LST-1 first telescope at north site:

- Telescope inaugurated in 2018
- Fully takes data since November 2019

LST-2, LST-3, and LST-4: under construction

Future upgrades: LST Advanced SiPM Camera

LST PMT camera (0.1°)

LST SiPM camera (0.05°)

- Improve duty cycle, robustness, stability using SiPMs
- Increase image granularity for better image feature

extraction

- Fully digital readout for better upgradability and use of artificial intelligence at earliest stage of the readout chain


HAMLET-PHYSICS Conference/Workshop, 21.08.2024





# Simplified camera architecture





1 GHz sampling rate 72 Tbps

After Level-1 trigger:

300 kHz ← 24 Gbps

After Level-2 trigger:

30 kHz

After stereo software trigger:

10 kHZ

## Data Acquisition and Advanced Trigger


- Assemble events from all telescopes
- Perform stereo software trigger and potential data volume reduction (gamma/hadron separation)
- Neural Network algorithm for the high-level trigger \_
- Altera®-based FPGA network card for DAQ (PCIe400)

FPGA?



# Biggest FPGA Manufactures







# Deep Learning Inference on FPGA



ADVANTAGES	Predictable low latency and high throughput FPGAs give low latency for realtime applications, bypassing CPU	Low power consumption FPGAs allow to modify the hardware architecture to adjust power consumption. They parts of a chip can be used without involving the entire chip to reduce power consumption	Massively parallel data processing, customer data precision and data paths allows programming power to scale as much as needed.
DISADVANTAGES	Sophisticated programming FPGAs require specific engineering expertise to map custom circuits and the architecture of the hardware.	High initial cost This one follows from the previous disadvantage, because greater expertise results in higher cost per unit.	Complication with the code  Most code samples won't easily migrate between  GPUs and FPGAs.



# Deep Learning on FPGA



- Deep learning models are trained on PCs with GPUs
- To maximise throughput and minimise latency for inference, it is advantageous to implement deep learning models in FPGAs for triggering.
- One way write VHDL code
- o Simpler way use deep learning compilers for FPGA.

# Altera® FPGAs Intel® FPGA Al Suite hls4ml

- various model sizes to fit
- provided directly by Altera® experts
- lower throughput depending on the model size

- potentially higher possible throughput
- smaller model sizes to fit

We study possibilities and performances of both packages for implementing trigger DNN for LST Advanced Camera.








- User-friendly tool for the automatic build and optimization of DL models for FPGAs
- Reads as input models that have been trained with standard DL libraries
- Uses various high-level syntesis compilers as backend, depending on requirements.
- No loading weights from external sources (e.g. DDR, PCIe).
- Much faster access times (on-chip weights).

#### high level synthesis for machine learning



- HIs4ml was originally developed to process extremely high data rates at the (HL-)LHC
- Therefore, **support** for the **Xilinx** boards, commonly used in the ATLAS and CMS experiments, is much **more advanced** at the moment.
- HIs4ml support for Altera® devices is being implemented by Fermilab.



## Models



The final goal:

to port the deep convolutional neural networks (CNNs) for LST triggering created using a dedicated framework for IACT event reconstruction and data management of deeplearning-based image and waveform analysis techniques for IACT data.

Details about the model



CNN-based models on calibrated waveforms for the Large-Sized Telescope prototype of the Cherenkov Telescope Array

#### Our studies:

TensorFlow (Keras) trained models with a CNN block, a few dense layers and a softmax activation layer.

The size and number of CNN blocks vary in order to find an optimal compromise between throughput and physics performance.

Benchmark models for evaluation:

- ~ 6M parameters
- ~ 200k parameters
- ~ 50k parameters
- ~ 2k parameters

For the initial studies with hls4ml, a simple model with 3 hidden layers of 64, then 32, then 32 neurons was also used. Each layer use relu activation. One output layer with 5 neurons, finish with softmax activation.



## Achievements & Discoveries: hls4ml




hls4ml was originally developed by/for Xilinx users.

#### Inputs:

- The majority of hls4ml users use Xilinx
- Support for Altera® has been implemented, but may not be fully mature yet
- All examples/documentation are intended for the Xilinx backend, it takes time to find the right configuration.
- A simple model was successfully executed with Quartus® (=Altera® backend).
- hls4ml uses the Intel® HLS compiler to convert the code to RTL and create a testbench.

Managed to run the Quartus® compilation on the RTL files created by hls4ml with Intel® HLS Compiler backend for the simple DNN model. As results achieved to get QoR like fmax and resource utilisation

(200MHz on Intel® Arria® 10 PAC)





## Achievements & Discoveries: hls4ml



- The Intel® High Level Synthesis (**HLS**) **compiler** is said to be **deprecated** in favour of the Intel® oneAPI IP Authoring Flow.
- o For this reason, **hls4ml** has **stopped** the development for the Altera® (= **Intel® HLS Compiler**) backend and **started** to work on the **implementation** of the new Intel Intel® **oneAPI** backend.
- o CNN support wasn't fully implemented in hls4ml with the Intel® HLS Compiler backend.
- o The Intel® **oneAPI** backend **isn't** yet **available** for public use.
- o **Altera**® took an interest in the **hls4ml** project and made its **experts** available to **help** with the development of Intel® **oneAPI** support.
- The hls4ml developers have recently informed us that some support for CNN with Intel® oneAPI backend has been implemented (not yet publicly available)
- This month Altera informed us that work has begun on hardware validation of the HLS4ML/oneAPI flow. 3-4
  weeks are tentatively planned for hardware verification
- We expect to be able to test our models using hls4ml with the Intel® **oneAPI** backend in **September.**




# Intel® FPGA AI Suite






The FPGAAI Suite is a powerful toolset provided (= supported) by Altera®

- High performance
- 3 679 resnet-50 frames per second at 90% FPGA utilisation with Intel® Agilex® 7 FPGA M-Series
- Model optimizer for creating network files (.xml) and files with weights and biases (.bin) for intermediate representation.
- DLA compiler to provide estimated area or performance metrics for a given architecture file or to create an optimized architecture file and compile the network.
- The compiled file is imported at runtime (Inference Engine API; FPGA AI)
- Allows mixed heterogeneous execution
- Enables different use cases of FPGA resources
- The architecture optimizer can be used to optimise the implementation for the specific network and achieve the best performance.
- Model optimizers configure the network for the best performance on Altera® hardware.




Architecture is adaptable to support new or evolving networks





## Achievements & Discoveries: Intel® FPGA AI Suite







- The package requires combined use with Intel® OpenVINO™ for model optimization.
- There is a certain time delay in supporting the latest Intel® OpenVINO™ versions (= latest Tensorflow versions)
  - Not all architectures/layers are supported, but new ones are constantly being added. Huge progress in support since 2021.
  - We have experience with running inferences for various models on the server installed with the Intel® Arria® 10 PAC at the University of Zurich.
- We are not the typical customers because we treat small images and usual target for the software is image/video compression.
- Intended for milliseconds latency in complex networks, not microseconds in simple networks like we intend



### Achievements & Discoveries: Intel® FPGA Al Suite



- Initially, only **200** inferences/s were achieved on the **Intel® Arria® 10 PAC** card for the original model for high-level triggers in the LST Advanced Camera (**6M** parameters).
- Increasing the clock rate to 600 MHz (standard 400 MHz) to determine the maximum achievable performance.
- 732 inferences/s on Agilex® 7. Assuming an implementation with 4 instances of the inference IP in Agilex® 7, this would result in 2928 inferences/s.
  - The model sizes were reduced by almost two orders of magnitude.


N <sub>parameters</sub>	6M	200k	50k	2k
Throughput	732 fps	20 839 fps	22 131 fps	22 202 fps

- By optimising the architecture based on the graph of the network,  $\sim 40 \text{k fps}$  could be achieved with one instance.
- These results are sufficient for for trigger rates expected with an SiPM-equipped LST in CTAO stereo configuration





The physics performance doesn't decrease with the optimization of the trigger model for the implementation on FPGA using the AI Suite libraries for FP16 precision.





## Throughput performance on different hardware



#### FPGA:


- prediction of throughput with AI Suite on Agilex7 performance architecture + 2 optimised architectures

#### GPU:

- results of throughput on Nvidia L40S GPU with Tensorflow (48 GB VRAM, 18 176 CUDA cores)

#### CPU:


results of throughtput on Intel CPU with Tensorflow(Intel(R) Xeon(R) Silver 4215R @ 3.20GHz)





## Throughput performance on different hardware





Model and Parameter Count



# Summary




- The new advanced camera being developed for the large-sized telescope at CTAO North must be able to perform gamma/hadron separation at the trigger level at high rates
- DNN algorithms is developed to perform efficient triggering at high level
- DAQ of the trigger is planned to be done via PCle400 network card which carries directly the Altera® Agilex®7 FPGA.
- We have investigated two approaches to port the DNN trigger algorithm to an Altera® FPGA board: hls4ml and Intel® FPGA Al Suite
- HIs4ml provides better results in terms of maximum achievable throughput in perspective, but currently is very limited support for Altera® boards due to deprecation of the Intel® HLS compiler. Good potential with the release of the new Intel® oneAPI backend support. Expected preliminary tests in September.
- We managed to reach ~40k fps with one core on Agilex7 with Al Suite.
- Investigating the option of using HBM2e (High Bandwidth Memory) instead of onboard DDR4 memory, which would be available on the Agilex®7 M Series board.
- We're now working on investigating the effect of precision reduction on physics performance and using the better space of FPGA with architecture optimization.
- Precision error of FP16 for the current model ~O(10<sup>-3</sup>), ongoing studies on the further precision reduction effects (FP12, INT9, INT8). Quantisation aware training may improve the precision drop.
- Agilex 7 FPGA enables twice the throughput compared to Nvidia L40S GPU. Ongoing studies on Intel GPU and evaluation of the number of possible IP instances per FPGA.
- Paper is in preparation.



# Backup









- Used two models from Tjark to compare the physics performance of the model for Temsorflow/OpenVino

**Barvinok 3:** - finaltrigger\_cnn\_8\_16\_fch\_32\_GlobalMaxPool

outputs: gammanness, protonnes, nsb

- finaltrigger\_cnn\_8\_16\_fch\_32\_GlobalMaxPool\_noNSB\_10epochs

outputs: gammanness, protonnes

**Barvinok 2:** 






finaltrigger\_cnn\_8\_16\_fch\_32\_GlobalMax Pool noNSB 10epochs

outputs: gammanness, protonnes

Input data: nsb


Comparison of the **Tensorflow** (Tjark's)

and OpenVino FP32 outputs





















finaltrigger\_cnn\_8\_16\_fch\_32\_GlobalMaxP ool\_noNSB\_10epochs


outputs: gammanness, protonnes

Input data : nsb

#### **Barvinok 2**


- Differences on the **Tensorflow** (Tjark's) and OpenVino **FP16** outputs












#### **Barvinok 3**


 Differences on the OpenVino FP32 and OpenVino FP16 outputs





# Biggest FPGA Manufactures





Company	Main FPGA Families	Key Markets	Design Tools
Xilinx	UltraScale+, UltraScale, 7-series	Communications, Data Center, Aerospace & Defense	Vivado
Intel (Altera)	Stratix, Arria, Cyclone, Agilex®	Communications, data center, aerospace & defense, industrial, automotive, test & mea surement, broadcast/ProAV, medical	Quartus
Microsemi	RTG4, SmartFusion2	Aerospace & Defense, Medical, Industrial	Libero
Lattice	iCE40, CrossLink	Consumer, Communications, Automotive	Lattice Diamond
Achronix	Speedster7t, Speedcore	High Performance Computing, Networking & Telecom, Test & Measurement	ACE
QuickLogic	EOS S3, ArcticLink 3, PolarPro 3	Mobile & IoT, Audio & Voice, Displays	Sensor Development Kit
Flex Logix	EFLX	Various Embedded Apps	Inference Compiler
GOWIN	GW1N, GW2N	Cost-sensitive Chinese Market	GOWIN EDA
Efinix	Trion	General Purpose Embedded	Quantum Software
Microchip	PolarFire, SmartFusion2, IGLOO2	Aerospace & Defense, Communications, Industrial	Libero

\* taken from Top 10 FPGA Manufacturers in The World







- User-friendly tool for the automatic build and optimization of DL models for FPGAs
- Reads as input models that have been trained with standard DL libraries
- Uses various high-level syntesis compilers as backend, depending on requirements.
- No loading weights from external sources (e.g. DDR, PCIe).
- Much faster access times (on-chip weights).
- HIs4ml was originally developed to process extremely high data rates at the (HL-)LHC
- Therefore, **support** for the **Xilinx** boards, commonly used in the ATLAS and CMS experiments, is much **more advanced** at the moment.
- HIs4ml support for Altera® devices is being implemented by Fermilab.

The network must be optimised for efficient use:


- compression: reducing the number of synapses or neurons
- quantization: reducing the precision of the calculations (inputs, weights, biases)
- parallelization: tuning the degree of parallelization to make inference faster/slower versus FPGA resources




## Intel® FPGA AI Suite







Architecture is adaptable to support new or evolving networks




- Model optimizer for creating network files
  (.xml) and files with weights and biases
  (.bin) for intermediate representation.
- DLA compiler to provide estimated area or performance metrics for a given architecture file or to create an optimized architecture file and compile the network.
- The compiled file is imported at runtime (Inference Engine API; FPGA AI)
- Allows mixed heterogeneous execution
- Enables different use cases of FPGA resources
- The architecture optimizer can be used to optimise the implementation for the specific network and achieve the best performance.
- Model optimizers configure the network for the best performance on Altera® hardware.



## Latency Arria10







## Throughput performance on different hardware



