

Intel® Xeon Phi[™] programming

September 22nd-23rd 2015 University of Copenhagen, Denmark

Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright ©, Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Xeon Phi, Core, VTune, and Cilk are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

Intel[®] Xeon Phi[™] offloading

- Usually the most straightforward way efficiently utilize use Intel® Xeon Phi[™] coprocessor is to use the offload programming model
 - Allows incremental porting of application to the coprocessor
 - Speedup of the computations must offset the data transfer costs!
- Programming models for Intel[®] Xeon Phi[™] offload
 - OpenMP * 4.0 device constructs
 - Intel[®] Language Extensions for Offload (LEO)
 - OpenCL*
 - pyMIC



OpenMP 4.0 offloading

Intel[®] Xeon Phi[™], Knights Corner (KNC)

OpenMP 4.0 device model

- OpenMP 4.0 supports accelerators/coprocessors
- Device model
 - One host
 - Multiple accelerators/coprocessors of the same kind



Execution model

- Transfer of control, data movement and parallelism must be defined separately
 - Host-centric execution model with device target regions



Data environment model

- Data environment is lexically scoped
 - Data environment is destroyed at the end of the scope
 - Buffers/data allocated by OpenMP runtime are automatically released



OpenMP target construct

- Create a device data environment **and** execute the construct on the same device
 - Transfer of control is sequential and synchronous
 - The transfer clauses control direction of data flow
- Syntax (C/C++) #pragma omp target [clause[[,] clause],...] structured-block
- Syntax (Fortran)
 !\$omp target [clause[[,] clause],...]
 structured-block

!\$omp end target SOFTWARE AND SERVICES

OpenMP target data construct

- Create a device data environment for the extent of the region
 - Does not include a transfer of control
 - The map clauses control the direction of the data flow
- Syntax (C/C++) #pragma omp target data [clause[[,] clause],...] structured-block
- Syntax (Fortran)
 !\$omp target data [clause[[,] clause],...]
 structured-block

!\$omp end target data SOFTWARE AND SERVICES

OpenMP target [data] clauses

• map([<alloc|from|to|tofrom>:]list)

Map data between the host and the device. Any mapped elements must be *bitwise copyable*. List items are allowed to be array sections

- map(alloc: list)
 On entry to the device region, each new corresponding list item has an undefined initial value
- map(to: list)

On **entry** to the device region, each new corresponding **list** item is initialized with the value of the original **list** item

• map(from: list)

On **exit** from the device region, the value of the corresponding list item is assigned to each original list item

• map(tofrom: list)

On **entry** to the device region, behave as in **from**. On **exit** from the device region, behave as in **to**. **Default** if no **map-type** is specified

• device(n)

Execute the target or target data region on device n

OpenMP array sections

- An OpenMP array section designates the elements in an array to map
 - Array sections must be contiguous in memory
- Syntax (C/C++)
 array[lower-bound:length]
 alternatively
 array[:length], array[lower-bound:], array[:]
- Syntax (Fortran) array(start:end)

or alternatively any contiguous Fortran array section

OpenMP target: example



OpenMP target data: example



OpenMP declare target construct

- Specify that variables and functions are mapped to a device
- Syntax (C/C++)
 #pragma omp declare target [clause[[,] clause],...]
 definition-seq
 #pragma omd end declare target
- Syntax (Fortran)
 For variables and functions/subroutines
 !\$omp declare target(list)
 or for functions/subroutines, in the declarations part
 !\$omp declare target

 SOFTWARE AND SERVICES

OpenMP declare target construct

- Static data and functions mapped to device exist
 - For the host (like normally)
 - For the target device (to be referenced to and invoked from the offload code)



OpenMP declare target: example



OpenMP target update directive

- Make the corresponding list items in the device data environment consistent with their original list items
 - Request data transfers from within a target data region
 - Motion clauses control direction of data flow
- Syntax (C/C++)
 #pragma omp target update [clause[[,] clause],...]
- Syntax (Fortran)
 !\$omp target update [clause[[,] clause],...]

OpenMP target update clauses

• from(list)

For each list item in a from clause the value of the corresponding list item is assigned to the original list item

• to(list)

For each list item in a to clause the value of the original list item is assigned to the corresponding list item

• device(n)

Use the device \mathbf{n} to update the list items with

OpenMP target update: example



Asynchronous offloading

- With OpenMP 4.0, asynchronous offloading can be implemented by using OpenMP tasks
 - Requires at least 2 host threads to be active
 - Synchronization of tasks with taskwait or barrier
- NOTE: Using tasks works, but does not guarantee simultaneous execution of the offload region

Asynchronous offloading: example





OpenMP 4.1 offloading

Intel[®] Xeon Phi[™], Knights Corner (KNC)

OpenMP 4.1 for devices

- Transfer control [and data] from the host to the device
- Syntax (C/C++) #pragma omp target [data] [clause[[,] clause],...] structured-block
- Syntax (Fortran)
 !\$omp target [data] [clause[[,] clause],...]
 structured-block
 !\$omp end target [data]
- General clauses (since OpenMP 4.0) device(scalar-integer-expression) map([alloc | to | from | tofrom:] list) if(scalar-expr)
- Clauses for asynchronous offloading (also supported by target update) nowait depend(dependency-type:list)
 SOFTWARE AND SERVICES

Asynchronous offloading

- With OpenMP 4.1, asynchronous offloading can be implemented by using **nowait** clause
 - Current task may resume while the target region executes
 - Synchronization with barrier

```
#pragma omp target map(tofrom:a[0:N]) nowait
{
    device_compute(a, N);
}
host_compute(a, N);
#pragma omp barrier
```

Creating and destroying device data

- Manage data without being bound to scoping rules
- Syntax (C/C++) #pragma omp target enter data [clause[[,] clause],...] #pragma omp target exit data [clause[[,] clause],...]
- Syntax (Fortran)
 !\$omp target enter data [clause[[,] clause],...]
 !\$omp target exit data [clause[[,] clause],...]

```
    Clauses
        device(scalar-integer-expression)
        map([alloc | delete | to | from | tofrom:] list)
        if(scalar-expr)
        depend(dependency-type:list)
        nowait
```

Creating and destroying device data

```
struct DeviceBuffer {
    // ...
    DeviceBuffer(int dev, size_t sz) {
    #pragma omp target enter data device(dev) map(alloc:buffer[:sz])
    }
    ~DeviceBuffer() {
    #pragma omp target exit data device(dev) map(delete:buffer[:sz])
    }
}
```

```
void example() {
    DeviceBuffer *buf1 = new DeviceBuffer(0, 1024);
    compute_a_lot_using_offloading(buf1);
    DeviceBuffer *buf2 = new DeviceBuffer(0, 2048);
    compute_some_more_using_offloading(buf1, buf2);
    delete buf1;
    compute_evenmore_using_offloading(buf2);
    delete buf2;
```

```
}
```



Offloading from Python* - pyMIC

Intel[®] Xeon Phi[™], Knights Corner (KNC)

Python in HPC

- Python has gained a lot of interest throughout the HPC community (and others):
 - IPython
 - Numpy / SciPy
 - Pandas
- Intel[®] Xeon Phi[™] Coprocessors are an interesting target to speed-up processing of Python codes

pyMIC introduction

- pyMIC: A Python^{*} Offload Module for the Intel[®] Xeon Phi[™] Coprocessor
- Main developer: Michael Klemm, Intel michael.klemm@intel.com
- Available from github: <u>https://github.com/01org/pyMIC</u>

The pyMIC offload infrastructure

- Design principles (pyMIC's 4 "K"s)
 - Keep usage simple
 - Keep the API slim
 - Keep the code fast
 - Keep control in a programmer's hand
- pyMIC facts
 - 3800 lines of C/C++ code;
 - 1100 lines of Python code for the main API;
 - libxstream and Intel[®] LEO for interfacing with MPSS

High-level overview

- libxstream & Intel[®] LEO: low-level device interaction
 - Transfer of shared libraries
 - Data transfers, kernel invocation
- C/C++ extension module
 - Low-level device management
 - Interaction with LEO
- Low-level API with memcpylike interface, smart device pointers
- High-level API with offload arrays
- Library with internal device kernels



Example dgemm: the host side...

import numpy as np

```
m, n, k = 4096, 4096, 4096
alpha = 1.0
beta = 0.0
np.random.seed(10)
a = np.random.random(m * k).reshape((m, k))
b = np.random.random(k * n).reshape((k, n))
c = np.empty((m, n))
```

am = np.matrix(a) bm = np.matrix(b) cm = np.matrix(c) cm = alpha * am * bm + beta * cm import pymic as mic
import numpy as np

```
device = mic.devices[0]
stream = device.get_default_stream()
library = device.load_library("libdgemm.so")
```

```
m,n,k = 4096,4096,4096
alpha = 1.0
beta = 0.0
np.random.seed(10)
a = np.random.random(m*k).reshape((m, k))
b = np.random.random(k*n).reshape((k, n))
c = np.empty((m, n))
```

Example dgemm: the host side...

- Get a device handle (numbered from 0 to n-1)
- Load native code as a sharedobject library
- Invoke kernel function and pass actual arguments
- Copy-in/copy-out semantics for arrays
- Copy-in semantics for scalars
- Synchronize host and coprocessor

SOFTWARE AND SERVICES

import pymic as mic import numpy as np

```
device = mic.devices[0]
stream = device.get_default_stream()
library = device.load_library("libdgemm.so")
```

```
m,n,k = 4096,4096,4096
alpha = 1.0
beta = 0.0
np.random.seed(10)
a = np.random.random(m*k).reshape((m, k))
b = np.random.random(k*n).reshape((k, n))
c = np.empty((m, n))
```

Example dgemm: the target side...

- Arguments are passed as C/C++ types
- All argument passing is done with pointers to actual data

Invoke (native) dgemm kernel

High-level data structures

OffloadDevice

- Interaction with devices
- Loading of shared libraries
- OffloadStream
- Invocation of kernel functions
- Buffer management

OffloadArray

- numpy.ndarray container
- Transfer management
- Simple kernels and operators (fill, +, *)

Optimize offloads with high-level containers

- Get a device handle (numbered from 0 to n-1)
- Load native code as a sharedobject library
- Use bind to create an offload buffer for host data
- Invoke kernel function and pass actual arguments
- Update host data from the device buffer

```
SOFTWARE AND SERVICES
```

```
import pymic as mic
import numpy as np
device = mic.devices[0]
stream = device.get default stream()
library = device.load library("libdgemm.so")
m,n,k = 4096,4096,4096
alpha = 1.0
heta = 0.0
np.random.seed(10)
a = np.random.random(m*k).reshape((m, k))
b = np.random.random(k*n).reshape((k, n))
c = np.zeros((m, n))
offl a = stream.bind(a)
offl b = stream.bind(b)
offl c = stream.bind(c)
stream.invoke(librarv.dgemm kernel.
              offl a, offl b, offl c,
              m, n, k, alpha, beta)
offl c.update host()
stream.svnc()
```

The high-level offload protocol



Buffer management: buffer creation

```
# detect the order of storage for 'array'
```

```
if array.flags.c_contiguous:
    order = "C"
elif array.flags.f_contiguous:
    order = "F"
```

else:

raise ValueError("could not detect storage order")

construct and return a new OffloadArray

bound = pymic.OffloadArray(array.shape, array.dtype, order, False,

device=self._device, stream=self)

bound.array = array

allocate the builter on the device (and update data)

bound._device_ptr = self.allocate_device_memory(bound._nbytes)
if update_device:
 bound.update_device()

return bound

SOFTWARE AND SERVICES

class OffloadStream:

def allocate_device_memory(self, nbytes, alignment=64, sticky=False):

device = self._device_id

```
if nbytes <= 0:</pre>
```

raise ValueError('Cannot allocate negative amount of '

return SmartPtr(self, device, device str, sticky)

void *memory = NULL;

libxstream_mem_allocate(device, &memory, size, alignment); return reinterpret_cast<unsigned char *>(memory);

Buffer management: data transfer

```
class OffloadArray:
 def update device(self):
   host ptr = self.array.ctypes.get data()
    s = self.stream
   s.transfer host2device(host ptr,
                           self. device ptr.
                           self. nbytes)
 def update host(self):
   host ptr = self.array.ctypes.get data()
   s = self.stream
   s.transfer device2host(self. device ptr,
                                                             }
                           host ptr,
                           self. nbytes)
```

```
return self
```

Example: Singular value decomposition

- Treat picture as 2D matrix M
- Compute SVD $M = U\Sigma V^T$
- Ignore the smallest singular values and singular vectors
- "Optimal" compression of images (in a 2-norm sense)



Example: Singular value decomposition

Host code

import numpy as np import pymic as mic from PIL import Image

```
def reconstruct_image(U, sigma, V):
    reconstructed = U * sigma * V
    image = Image.fromarray(reconstructed)
    return image
```

```
Host code, cont'd
def reconstruct image dgemm(U, sigma, V):
   offl tmp
               = stream.emptv((U.shape[0], U.shape[1]),
                              dtvpe=float, update host=False)
   offl res = stream.emptv((U.shape[0], V.shape[1]),
                              dtype=float, update host=False)
   offl U, offl sigma = stream.bind(U), stream.bind(sigma)
   offl V
               = stream.bind(V)
   alpha, beta = 1.0, 0.0
   m, k, n = U.shape[0], U.shape[1], sigma.shape[1]
   stream.invoke kernel(library.dgemm kernel,
                        offl U, offl sigma, offl tmp,
                        m, n, k, alpha, beta)
   m, k, n = offl tmp.shape[0], offl tmp.shape[1], V.shape[1]
   stream.invoke kernel(library.dgemm kernel,
                        offl tmp, offl V, offl res,
                        m, n, k, alpha, beta)
   offl res.update host()
   stream.svnc()
   image = Image.fromarray(offl res.array)
   return image
```

Performance: Data transfer bandwidth



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests are measured using specific computer systems, components, software, operations, and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. System configuration: Intel S2600GZ server with two Intel Xeon E5-2697v2 12-core processors at 2.7 GHz (64 6B DR3 with 1867 MHz), Red Had Enterprise Linux 6.5 (Kernel version 2.6.32-358.6.2) and Intel C600 IOH, one Intel Xeon Phi 7120P coprocessor (C0 stepping, GDDR5 with 3.6 GT/sec, driver v3.3-1, flash image/micro OS 2.1.02.0390); and Intel Composer XE 14.0.3.174. For more complete information visit http://www.intel.com/performance.

Performance: dgemm



matrix size

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests are measured using specific computer systems, components, software, operations, and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to asist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. System configuration: Intel S2600GZ server with two Intel Xeon E5-2697v2 12-core processors at 2.7 GHz (64 BD R3 with 1867 MHz), Red Had Enterprise Linux 6.5 (Kernel yearsion 2.6.32-358.6.2) and Intel C600 IOH, one Intel Xeon Phi 7120P coprocessor (C0 stepping, GDDRS with 3.6 GT/sec, driver v3.3-1, flash image/micro Q5 2.1.02.0390); and Intel Composer XE 14.0.3.174. For more complete information visit http://www.intel.com/performance.



Offloading and MPI

Intel[®] Xeon Phi[™], Knights Corner (KNC)

MPI+Offload programming model

- MPI ranks on Intel[®] Xeon[®] processors (only)
- All MPI messages into/out of host CPUs
- Offload models used to accelerate MPI ranks
- Intel[®] Cilk[™] Plus, OpenMP*, Intel[®] Threading Building Blocks, Pthreads* within Intel[®] Xeon Phi[™] coprocessor





Build Intel[®] 64 executable with included offload by using the Intel compiler Run instances of the MPI application on the host, offloading code onto coprocessor Advantages of more cores and wider SIMD for certain applications

MPI+Offload programming model

- MPI messaging done by the host
 - To send/receive data from the coprocessor, the data must be copied to/from the host memory and back
- Offloading from a single MPI task to a single Intel[®] Xeon Phi[™] is straightforward
- Offloading from multiple MPI tasks to a single Intel[®] Xeon Phi[™] is possible, but care must be taken not to overlap threads on the card
 - Use environment variable KMP_PLACE_THREADS to offset the separate MPI tasks on a single node

Conclusions

- With C/C++ and Fortran, OpenMP target directives can be used to offload computations to Intel[®] Xeon Phi[™]
- With Python, pyMIC can be used of offloading the computations
- Offloading can be combined with MPI

